Ð þí,8'°(i'xOrenesas,smarc2-evkrenesas,rzg3s-smarcmrenesas,r9a08g045s33renesas,r9a08g045 2&Renesas SMARC EVK version 2 based on r9a08g045s33cpus cpu@0arm,cortex-a55,0cpu<K\psci jcache-controller-0cacheq}‹–extal-clk fixed-clockž«n6–psciarm,psci-1.0arm,psci-0.2csmcsoc simple-bus» Ìserial@1004b800.renesas,scif-r9a08g045renesas,scif-r9a07g044,¸HÓ@BCADDÞerirxitxibridritei jOîfckú;okaydefault$clock-controller@11010000renesas,r9a08g045-cpg,jîextalž.;–system-controller@11020000renesas,r9a08g045-sysc,0Ó'()*1Þlpm_intca55stbydone_intcm33stbyr_intca55_deny disabledpinctrl@11030000renesas,r9a08g045-pinctrl,O_k€»‘˜ j_úKLM–eth0-phy-irq-hog¦`¬ ²eth0-phy-irqeth0–txc¼ÃÐÞëPtx_ctl¼ ÃÐëPmux4¼    !#$%Ãeth1-phy-irq-hog¦a¬ ²eth1-phy-irqeth1–txc¼8ÃÐÞëPtx_ctl¼9ÃÐëPmux4¼:;<@DHIJKPRSTÃsd0data(SD0_DATA0SD0_DATA1SD0_DATA2SD0_DATA3à äctrlSD0_CLKSD0_CMDà äcd¼sd0-uhsdata(SD0_DATA0SD0_DATA1SD0_DATA2SD0_DATA3ÃctrlSD0_CLKSD0_CMDÃcd¼sd0-emmciSD0_DATA0SD0_DATA1SD0_DATA2SD0_DATA3SD0_DATA4SD0_DATA5SD0_DATA6SD0_DATA7SD0_CLKSD0_CMDSD0_RST#Ösd2dataP11_2P11_3P12_0P12_1ÞctrlP11_1Þmux¼XYZ[`aqkey-1-gpio-hog¦¬²key-1-gpio-irqkey-2-gpio-hog¦¬²key-2-gpio-irqkey-3-gpio-hog¦¬²key-3-gpio-irqscif0¼34–sd1– data(SD1_DATA0SD1_DATA1SD1_DATA2SD1_DATA3à äctrlSD1_CLKSD1_CMDà äcd¼sd1-uhs– data(SD1_DATA0SD1_DATA1SD1_DATA2SD1_DATA3ÃctrlSD1_CLKSD1_CMDÃcd¼interrupt-controller@11050000*renesas,r9a08g045-irqcrenesas,rzg2l-irqc€ k,Ó­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌ !)Þnmiirq0irq1irq2irq3irq4irq5irq6irq7tint0tint1tint2tint3tint4tint5tint6tint7tint8tint9tint10tint11tint12tint13tint14tint15tint16tint17tint18tint19tint20tint21tint22tint23tint24tint25tint26tint27tint28tint29tint30tint31bus-errec7tie1-0ec7tie2-0ec7tiovf-0j  îclkpclkú–mmc@11c00000.renesas,sdhi-r9a08g045renesas,rcar-gen3-sdhi,ÀÓXY0j,.-/îcoreclkhcdaclk)úokay$defaultstate_uhs  +5DRisY@mmc@11c10000.renesas,sdhi-r9a08g045renesas,rcar-gen3-sdhi,ÁÓZ[0j0213îcoreclkhcdaclk*úokay$  defaultstate_uhs +w„isY@mmc@11c20000.renesas,sdhi-r9a08g045renesas,rcar-gen3-sdhi,ÂÓ\]0j4657îcoreclkhcdaclk+ú disabledethernet@11c30000,renesas,r9a08g045-gbethrenesas,rzg2l-gbeth,Ã$ÓDEFÞmuxfilarp_ns ’rgmii-id$jEFGîaxichirefclk5ú okay$default›ethernet-phy@7,»Ó`¦´ÂÑàïþ +:I–ethernet@11c40000,renesas,r9a08g045-gbethrenesas,rzg2l-gbeth,Ä$ÓGHIÞmuxfilarp_ns ’rgmii-id$jHIJîaxichirefclk6ú okay$default›ethernet-phy@7,»Óa¦´ÂÑàïþ +:I–interrupt-controller@12400000 arm,gic-v3€ k ,@D Ó –watchdog@12800800(renesas,r9a08g045-wdtrenesas,rzg2l-wdt,€j"# îpclkoscclkÓ54 Þwdtperrout$úokayX<timerarm,armv8-timerPd    %Þsec-physphysvirthyp-physhyp-virtaliasesx/soc/mmc@11c00000}/soc/ethernet@11c30000‡/soc/ethernet@11c40000‘/soc/serial@1004b800™/soc/mmc@11c10000chosenžignore_loglevel§serial0:115200n8memory@480000000memory,H8regulator0regulator-fixed ³SDHI0 VccÂ2Z Ú2Z  ¦ò– regulator1regulator-fixed ³fixed-1.8VÂw@Úw@– regulator2regulator-fixed ³SDHI2 VccÂ2Z Ú2Z  ¦Aòkeys gpio-keyskey-1Ó»+ 6USER_SW1<Jkey-2Ó»+ 6USER_SW2<Jkey-3Ó»+ 6USER_SW3<Jregulator-vcc-sdhi1regulator-fixed ³SDHI1 VccÂ2Z Ú2Z  ¦ò– regulator-vccq-sdhi1regulator-gpio ³SDHI1 VccQÂw@Ú2Z  ¦"\b2Z w@– compatible#address-cells#size-cellsmodelregdevice_type#cooling-cellsnext-level-cacheenable-methodclockscache-levelcache-unifiedcache-sizephandle#clock-cellsclock-frequencyinterrupt-parentrangesinterruptsinterrupt-namesclock-namespower-domainsresetsstatuspinctrl-namespinctrl-0#reset-cells#power-domain-cellsgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsgpio-rangesgpio-hoggpiosinputline-namepinmuxpower-sourceoutput-enableinput-enabledrive-strength-microamppinspinctrl-1vmmc-supplyvqmmc-supplybus-widthmmc-hs200-1_8vnon-removablefixed-emmc-driver-typemax-frequencysd-uhs-sdr50sd-uhs-sdr104phy-modephy-handlerxc-skew-psectxc-skew-psecrxdv-skew-psectxen-skew-psecrxd0-skew-psecrxd1-skew-psecrxd2-skew-psecrxd3-skew-psectxd0-skew-psectxd1-skew-psectxd2-skew-psectxd3-skew-psectimeout-secinterrupts-extendedmmc0ethernet0ethernet1serial0mmc1bootargsstdout-pathregulator-nameregulator-min-microvoltregulator-max-microvoltenable-active-highregulator-boot-onregulator-always-onlinux,codelabelwakeup-sourcedebounce-intervalgpios-states